|
What function is used for defining ports for Hub in VHDl. Hash007 03-December-2008 10:41:58 PMComments Yes Ports function is used and it can be of mode input, output and by default are of 1-bit in width. A module may receive input signals from its input ports and generate signals to be sent out their output ports and also input signals from its input ports and generate signals to be sent out their output ports. Posted by HamidAliKhan Input signals from its input ports and generate signals to be sent out their output ports. is the basic function.. Posted by waqqas1 Ports function is used and it can be of mode input, output and by default are of 1-bit in width. A module may receive input signals from its input ports and generate signals to be sent out their output ports. Posted by sagitraz |
Posted: 04-December-2008 08:59:33 AM By: sagitraz Ports function is used and it can be of mode input, output and by default are of 1-bit in width. A module may receive input signals from its input ports and generate signals to be sent out their output ports. | |
Posted: 24-December-2008 05:21:51 AM By: waqqas1 Input signals from its input ports and generate signals to be sent out their output ports. is the basic function.. | |
Posted: 31-December-2008 01:51:35 PM By: HamidAliKhan Yes Ports function is used and it can be of mode input, output and by default are of 1-bit in width. A module may receive input signals from its input ports and generate signals to be sent out their output ports and also input signals from its input ports and generate signals to be sent out their output ports. |